addressable.wiki

Xinglight 2812B 2121 (3.0-5.5 V, 12 mA, 0.25/0.3 us)

1-wire RGB · Xinglight · xinglight

Channels
RGB
Bits / channel
8
Supply
3–5.5 V
PWM
1.5 kHz
Backup data
no
Packages
1

No datasheet names the driver IC or its maker: the sheets are Xinglight letterhead documents titled with the SKU only, so this protocol is defined by the figures the sheets print (supply, per-channel current, timing table, pin set), not by a known die.

Datasheets disagree: the sheet’s function text says the PWM frequency is 4 kHz while its table gives fPWM 1.5 kHz; supply 3.0-5.5 V (this family) against 3.5-5.5 V on the rest of the Xinglight sheets; the operating temperature is -30 to +85 C on the 2121-WS2812B sheet and -40 to +85 C on the XS sibling.

Refresh & flicker

fPWM 1.5 kHz (prose: 4 kHz), fDATA 800 kHz, IDD 0.7 mA, VIH 0.65 VDD, VIL 0.3 VDD.

Timing

Xinglight 2812B 2121 (3.0-5.5 V, 12 mA, 0.25/0.3 us) bit timingXinglight 2812B 2121 (3.0-5.5 V, 12 mA, 0.25/0.3 us) bit timing: a zero bit is 250 nanoseconds high then 1000 low; a one bit is 850 high then 400 low; reset 80 microseconds low1 · Bit encoding, to scaleDINhighlowbit 0 period 1250 nsbit 1 period 1250 nsT0H 250 nsT1H 850 nsT0L 1000 nsT1L 400 ns"0" bit"1" bit02505007501000125015001750200022502500time, ns2 · One frame: 24 bits, most-significant bit firstDIN170110010007100110101700101100bitch 1 · 8 bitsch 2 · 8 bitsch 3 · 8 bitsChannel order not recorded for this protocol · frame = 24 × ~1250 ns ≈ 30 µs · example data, first bits 1 0 1 …3 · RESET / latchlast bits of frame 1first bits of frame 2LEDs latch the data they receivedRESET: DIN low ≥ 80 µs (not to scale)4 · Cascade: each DOUT feeds the next DINMCULED 1DINDOUTLED 2DINDOUTLED NDINDOUTLED 1 keeps the first 24 bits, re-shapes the signal and sends the rest out on DOUT;LED 2 keeps the next 24, and so on. The last LED's DOUT is left unconnected.
T0H 250 / T0L 1000 · T1H 850 / T1L 400 ns · period 1250 ns · reset 80 µs source: datasheet
SourceT0HT0LT1HT1LPeriodRateReset±
datasheet ↗ 250 ns 1000 ns 850 ns 400 ns 1250 ns 800 kHz 80 µs —
Min/typ/max: Tin0h typ 0.25 max 0.3 us, Tin1h 0.62/0.85/1.0 us, T0L typ 1.0, T1L typ 0.4, cycle min 1.2 typ 1.25 us, reset 80 us. Compared with the 3528 sheet only the “0” code high maximum (0.3 vs 0.47 us) and the “1” code minimum (0.62 vs 0.58 us) change.

Clones & compatibility

“Compatible” is never stated bare here — each relationship carries how strong the claim is, and what bites if you assume too much.

Library support

Not checked against any library. The sheets state a 24-bit (32-bit for IC-01W) frame sent high bit first at 800 kbps.

Parts using this protocol

Dating evidence

Evidence, not a release date. A library commit proves the part existed by that date and says nothing about how long before.

  • 2026-08-14 estimate PDF CreationDate metadata of Xinglight sheet XL-2121RGBC-2812B (LCSC C5349957); the sheet has no revision table, so this is only the date the PDF file was produced ↗ day