addressable.wiki

Xinglight 5050 UWC white (5 V, 3 x 12 mA, 0.25/0.47 us windows)

1-wire W · Xinglight · xinglight

Channels
W
Bits / channel
8
Supply
3.5–5.5 V
PWM
1.5 kHz
Backup data
no
Packages
1

No datasheet names the driver IC or its maker: the sheets are Xinglight letterhead documents titled with the SKU only, so this protocol is defined by the figures the sheets print (supply, per-channel current, timing table, pin set), not by a known die.

A white-only part: “built-in white chip”, three white dies at 12 mA each (12*3 in the LED table), 24-bit frame; no colour order is stated (note p7: “high bit first”). channels: W records the single colour, not a single channel.

Refresh & flicker

fDATA 800 kHz, fPWM 1.5 kHz, operating current 0.5 mA, VIH 0.65 VDD, VIL 0.3 VDD, tPLH/tPHL 0.21 us (5050UWC sheet C22461792).

Timing

Xinglight 5050 UWC white (5 V, 3 x 12 mA, 0.25/0.47 us windows) bit timingXinglight 5050 UWC white (5 V, 3 x 12 mA, 0.25/0.47 us windows) bit timing: a zero bit is 250 nanoseconds high then 1000 low; a one bit is 850 high then 400 low; reset 80 microseconds low1 · Bit encoding, to scaleDINhighlowbit 0 period 1250 nsbit 1 period 1250 nsT0H 250 nsT1H 850 nsT0L 1000 nsT1L 400 ns"0" bit"1" bit02505007501000125015001750200022502500time, ns2 · One frame: 8 bits, most-significant bit firstDIN1701100100bitch 1 · 8 bitsChannel order not recorded for this protocol · frame = 8 × ~1250 ns ≈ 10 µs · example data, first bits 1 0 1 …3 · RESET / latchlast bits of frame 1first bits of frame 2LEDs latch the data they receivedRESET: DIN low ≥ 80 µs (not to scale)4 · Cascade: each DOUT feeds the next DINMCULED 1DINDOUTLED 2DINDOUTLED NDINDOUTLED 1 keeps the first 8 bits, re-shapes the signal and sends the rest out on DOUT;LED 2 keeps the next 8, and so on. The last LED's DOUT is left unconnected.
T0H 250 / T0L 1000 · T1H 850 / T1L 400 ns · period 1250 ns · reset 80 µs source: datasheet
SourceT0HT0LT1HT1LPeriodRateReset±
datasheet ↗ 250 ns 1000 ns 850 ns 400 ns 1250 ns 800 kHz 80 µs —
Min/typ/max: T0H typ 0.25 max 0.47 us, T0L typ 1.0, T1H 0.58/0.85/1.0, T1L typ 0.4, TDATA min 1.2 typ 1.25 us, Tres min 80 us.

Library support

Not checked against any library. The sheets state a 24-bit (32-bit for IC-01W) frame sent high bit first at 800 kbps.

Parts using this protocol

Dating evidence

Evidence, not a release date. A library commit proves the part existed by that date and says nothing about how long before.

  • 2025-10-15 estimate PDF CreationDate metadata of Xinglight sheet XL-5050UWC-2812B (LCSC C22461792); the sheet has no revision table, so this is only the date the PDF file was produced ↗ day