addressable.wiki

TCWIN T74 / T75

1-wire RGB · TCWIN · tx18xx

Channels
RGB
Bits / channel
8
Supply
9–14 V
PWM
4 kHz
Backup data
no
Packages
2

TCWIN T-code sheets (headed “RGB LED (built-in IC)”, “Type Txx”) give no IC name or “naming principle” beyond the code itself. This protocol is the group of T-codes whose printed tables are identical; the sheets do not say the parts share one die. T74 is the four-pad 5050 and T75 the six-pad 5050 (with a backup data input FDIN). The sheet says ESD 4 kV, supply absolute maximum -0.4 to 14 V, logic input -0.5 to 7 V, storage -55 to 150 C.

Refresh & flicker

12 V parts (9-14 V, typical 12 V), 8.5 mA per channel, data order R, G, B, 800 kHz typical, delay 70-80 ns, rise 125 ns / fall 75 ns, 0.23 mA static, input thresholds 2.3 V high / 1.9 V low at 12 V.

Timing

TCWIN T74 / T75 bit timingTCWIN T74 / T75 bit timing: a zero bit is 300 nanoseconds high then 900 low; a one bit is 900 high then 300 low; tolerance plus or minus 50 nanoseconds; reset 200 microseconds low1 · Bit encoding, to scaleDINhighlowbit 0 period 1200 nsbit 1 period 1200 nsT0H 300 ±50 nsT1H 900 ±50 nsT0L 900 ±50 nsT1L 300 ±50 ns"0" bit"1" bit020040060080010001200140016001800200022002400time, ns± tolerance on each falling edge2 · One frame: 24 bits, most-significant bit firstDIN170110010007100110101700101100bitch 1 · 8 bitsch 2 · 8 bitsch 3 · 8 bitsChannel order not recorded for this protocol · frame = 24 × ~1200 ns ≈ 28.8 µs · example data, first bits 1 0 1 …3 · RESET / latchlast bits of frame 1first bits of frame 2LEDs latch the data they receivedRESET: DIN low ≥ 200 µs (not to scale)4 · Cascade: each DOUT feeds the next DINMCULED 1DINDOUTLED 2DINDOUTLED NDINDOUTLED 1 keeps the first 24 bits, re-shapes the signal and sends the rest out on DOUT;LED 2 keeps the next 24, and so on. The last LED's DOUT is left unconnected.
T0H 300 / T0L 900 · T1H 900 / T1L 300 ns · ±50 ns · period 1200 ns · reset 200 µs source: datasheet
SourceT0HT0LT1HT1LPeriodRateReset±
datasheet ↗ 300 ns 900 ns 900 ns 300 ns 1200 ns 833 kHz 200 µs 50 ns
Typical values with ±0.05 us tolerance: T0H 0.3 us, T0L 0.9 us, T1H 0.9 us, T1L 0.3 us, reset at least 200 us.

Library support

Not checked against FastLED’s chipset list or the other libraries’ source.

Parts using this protocol

Dating evidence

Evidence, not a release date. A library commit proves the part existed by that date and says nothing about how long before.

  • 2024-07-18 datasheet revision TCWIN T74 and T75 specification covers: date 20240718, version A5 ↗ day