addressable.wiki

WL-ICLED (48-bit, bypass pin)

1-wire RGB · Wurth Elektronik · wl-icled

Channels
RGB
Bits / channel
12
Supply
4.2–5.5 V
PWM
600 Hz
Backup data
yes
Packages
1

The 48-bit WL-ICLED: per-channel 4-bit current gain and 12-bit PWM, which is per-channel brightness scaling of the kind the APA102 does globally. The sheet rates the package IPX7 (IEC 60598-1), unusual for a 2.2 mm LED. Whether the BI pin acts as a breakpoint-resume input like the WS2813’s BIN is NOT stated; the pin is recorded as backup-data-in only because the sheet names it BI and calls it “Bypass”, and that interpretation is unverified.

Refresh & flicker

PWM 0.5-0.7 kHz (0.6 kHz typical), which is low enough to show on camera. Propagation delay 500 ns, so long chains accumulate delay faster than 24-bit parts. The BI pin is labelled “Bypass” in the sheet; the sheet does not describe its behaviour beyond the pin table and the application circuit.

Timing

WL-ICLED (48-bit, bypass pin) bit timingWL-ICLED (48-bit, bypass pin) bit timing: a zero bit is 300 nanoseconds high then 900 low; a one bit is 900 high then 300 low; tolerance plus or minus 80 nanoseconds; reset 50 microseconds low1 · Bit encoding, to scaleDINhighlowbit 0 period 1200 nsbit 1 period 1200 nsT0H 300 ±80 nsT1H 900 ±80 nsT0L 900 ±80 nsT1L 300 ±80 ns"0" bit"1" bit020040060080010001200140016001800200022002400time, ns± tolerance on each falling edge2 · One frame: 36 bits, most-significant bit firstDIN011010101100100111101010011010011110100101100bitch 1 · 12 bitsch 2 · 12 bitsch 3 · 12 bitsChannel order not recorded for this protocol · frame = 36 × ~1200 ns ≈ 43.2 µs · example data, first bits 0 0 1 …3 · RESET / latchlast bits of frame 1first bits of frame 2LEDs latch the data they receivedRESET: DIN low ≥ 50 µs (not to scale)4 · Cascade: each DOUT feeds the next DINMCULED 1DINDOUTLED 2DINDOUTLED NDINDOUTLED 1 keeps the first 36 bits, re-shapes the signal and sends the rest out on DOUT;LED 2 keeps the next 36, and so on. The last LED's DOUT is left unconnected.BIN (backup): tied to the previous pixel's DIN
T0H 300 / T0L 900 · T1H 900 / T1L 300 ns · ±80 ns · period 1200 ns · reset 50 µs source: datasheet
SourceT0HT0LT1HT1LPeriodRateReset±
datasheet ↗ 300 ns 900 ns 900 ns 300 ns 1200 ns 833 kHz 50 µs 80 ns
Typical values. Ranges: bit period 1.0-1.4 us, T0H and T1L 0.22-0.38 us, T0L and T1H 0.82-0.98 us, reset 50 us minimum. 48 bits per pixel: for each of R, G, B a 12-bit PWM value and a 4-bit current gain, red first.

Clones & compatibility

“Compatible” is never stated bare here — each relationship carries how strong the claim is, and what bites if you assume too much.

  • electrically similar WS2816

    Both are 6-pin single-wire parts with a second input and 12-16 bit channels, but the WS2816 frame is 16-bit per channel with its own backup semantics and this sheet specifies 12-bit PWM plus a 4-bit current gain. Not interchangeable on the wire. source ↗

Library support

Parts using this protocol

Dating evidence

Evidence, not a release date. A library commit proves the part existed by that date and says nothing about how long before.

  • 2024-04-26 datasheet revision Wurth WL-ICLED 1312121320437 datasheet, revision 002.002 ↗ day