addressable.wiki
2.2 × 2.2 mm 5 pins top-emitting

TX1813N (listing only)

2121 · smd · TX1813 · TCWIN

1-wire RGB 3.5–5.5 V backup data line active

At a glance

Colour
RGB8 bits per channel
Data
1-wiretimed pulses on one line
Supply
3.5–5.5 Vbackup data line
Size
2.2 × 2.2 × — mm5 pins · top
Max current
—per-channel not recorded
PWM
4 kHzreset 80 µs
Library support
FastLED WLED Adafruit

One LCSC SKU, TX1813NWA1, listed as “SMD-5P,2.2x2.2mm” with no datasheet on LCSC. Pin count and size are LCSC’s package field. LCSC lists TX1812NWA5 (same letter N) as 1.2 x 1.2 mm, so the listings disagree about what N means. Pinout, drawing and drive current are unknown; the trailing 1 in NWA1 is unexplained.

Variants

One row per orderable SKU. Everything not listed is inherited from the part above.

Order codeFaceLensWhite PinsSiliconStatusFirst seenDatasheet
TX1813NWA1 — — — 5 — active 2026-10-15 —
No datasheet is listed on LCSC for this SKU. The package size and pin count come from LCSC’s package field only. LCSC stock 3,080 on 2026-10-15.

Protocol — TX1813

Timings shown from datasheet.

TX1813 bit timingTX1813 bit timing: a zero bit is 295 nanoseconds high then 595 low; a one bit is 595 high then 295 low; tolerance plus or minus 50 nanoseconds; reset 80 microseconds low1 · Bit encoding, to scaleDINhighlowbit 0 period 890 nsbit 1 period 890 nsT0H 295 ±50 nsT1H 595 ±50 nsT0L 595 ±50 nsT1L 295 ±50 ns"0" bit"1" bit02004006008001000120014001600time, ns± tolerance on each falling edge2 · One frame: 24 bits, most-significant bit firstDIN170110010007100110101700101100bitch 1 · 8 bitsch 2 · 8 bitsch 3 · 8 bitsChannel order not recorded for this protocol · frame = 24 × ~890 ns ≈ 21.4 µs · example data, first bits 1 0 1 …3 · RESET / latchlast bits of frame 1first bits of frame 2LEDs latch the data they receivedRESET: DIN low ≥ 80 µs (not to scale)4 · Cascade: each DOUT feeds the next DINMCULED 1DINDOUTLED 2DINDOUTLED NDINDOUTLED 1 keeps the first 24 bits, re-shapes the signal and sends the rest out on DOUT;LED 2 keeps the next 24, and so on. The last LED's DOUT is left unconnected.BIN (backup): tied to the previous pixel's DIN
T0H 295 / T0L 595 · T1H 595 / T1L 295 ns · ±50 ns · period 890 ns · reset 80 µs source: datasheet

Compatibility

  • protocol compatible TX1812

    Identical printed windows, supply range, drive-current options and 24-bit GRB framing; TX1813 adds the FDIN backup data input. Numbers only; the sheets never relate the two ICs. What FDIN does is not explained in any TX1813 sheet. source ↗

Dating evidence

Nobody announces these parts, so this records what we can actually cite rather than a release date. Library support proves only that the part existed by that date.

  • 2023-03-27 datasheet revision TCWIN TX1813AXA-F02 / GLA-F01 / M5 / Y5 specification covers: date 20230327, version A2 ↗ day
  • 2026-10-15 first seen listing Listed on LCSC when checked on 2026-10-15 (C27636988); no datasheet, so no earlier evidence ↗ day

Where to buy

Stub data — a few rows so purchase links can grow later. Prices are not tracked.

Similar parts

Same protocol or package first, then the same data scheme and colour channels.

Was this page useful?

0 people found this useful