addressable.wiki
1.6 × 1.6 mm 6 pins top-emitting

WL-ICLED 1311610030140

1616 · smd · WL-ICLED (dual-wire) · Wurth Elektronik

SPI RGB 3.3–5.5 V active

Also sold as 1311610030140, WL-ICLED 1.6 mm dual-wire

At a glance

Colour
RGB8 bits per channel
Data
SPIclock + data, timing-tolerant
Supply
3.3–5.5 Vno backup data line
Size
1.6 × 1.6 × 0.9 mm6 pins · top
Max current
17.5 mAper-channel not recorded
PWM
20 kHzno reset period
Library support
FastLED WLED Adafruit

A 1.6 x 1.6 x 0.9 mm clocked RGB LED. For scale, the smallest SPI part otherwise in the catalogue is the 2.0 x 2.0 SK9822-EC20; the other 1.6 mm clocked part is the APA-102-1515-256. A Digi-Key listing seen in search results gives it a “PWM” interface; the sheet describes a data-plus-clock frame. Note the numbering differs from Wurth’s own 5050 version of the same protocol (1 DIN, 2 CIN, 3 VSS, 4 VDD, 5 COUT, 6 DOUT).

Variants

One row per orderable SKU. Everything not listed is inherited from the part above.

Order codeFaceLensWhite PinsSiliconStatusFirst seenDatasheet
1311610030140 — clear — 6 — active 2024-07-05 001.000
Water-clear housing; MSL 3.

Pinout

1311610030140
WL-ICLED 1311610030140 1616 package, top and side viewPin 1 is ringed. pin 1 COUT (clock out), pin 2 VDD (power), pin 3 CIN (clock in), pin 4 DIN (data in), pin 5 VSS (ground), pin 6 DOUT (data out).11 COUT22 VDD33 CIN44 DIN55 VSS66 DOUT1.6 mm1.6 mmtop view0.9 mmside view
  • Clock
  • Power
  • Data
  • Ground
  • Pin 1
  • Triangle mark

Outline and pin positions checked against the manufacturer datasheet (Wurth 1311610030140 sheet p1: 1-2-3 across the top, 4-5-6 back along the bottom, orientation mark at pin 1). Pad pitch read from the 0.8 / 0.9 mm callouts; pad sizes approximate. What this means.

  1. 1 COUT clock out
  2. 2 VDD power
  3. 3 CIN clock in
  4. 4 DIN data in
  5. 5 VSS ground
  6. 6 DOUT data out

Protocol — WL-ICLED (dual-wire)

This is an SPI part: the clock is explicit, so there is no fixed bit period. The frame layout is shown below.

WL-ICLED (dual-wire) SPI frameWL-ICLED (dual-wire) clocked frame: start frame, one 32-bit LED frame per pixel with brightness and colour bytes, and an end frame, plus data and clock waveforms1 · Frame stream (data clocked on CLK)Start frame32 × 0LED 132 bitsLED 232 bits…LED N32 bitsEnd frameclock ≥ N/2 edgeseach LED forwards what it does not keep on DO / CO2 · One LED frame: 32 bits, MSB first111brightch 1 8ch 2 8ch 3 83 marker bits (111), 5-bit global brightness 0–31, then 8-bit channels3 · DATA and CLK, first 8 bits of an LED frameDATACLK11110010111 markerbrightness bits 4..0data changes while CLK is low,LED samples on the rising edgeno fixed bit period: clock rateis set by the host
Frame layout: APA102-family 32-bit LED frames convention, see the protocol notes for end-frame differences

Compatibility

  • protocol compatible APA102

    The frame layout reads like the APA102's: 32-bit zero start frame, 3 flag bits, 5-bit global brightness, blue-green-red 8-bit values, N/2 end bits. The differences on paper are the flag decoding (0b101 puts the LED to sleep) and the 300 ohm series resistors on both lines in the reference circuit. Nothing here has been run against an APA102 driver. source ↗

Dating evidence

Nobody announces these parts, so this records what we can actually cite rather than a release date. Library support proves only that the part existed by that date.

  • 2024-07-05 datasheet revision Wurth 1311610030140 datasheet, revision 001.000 ↗ day
  • 2024-07-05 datasheet revision Wurth WL-ICLED 1315050930246 and 1311610030140 datasheets, revision 001.000 ↗ day

Where to buy

Stub data — a few rows so purchase links can grow later. Prices are not tracked.

  • Digi-Key listing checked 2026-10-15

Similar parts

Same protocol or package first, then the same data scheme and colour channels.

Was this page useful?

0 people found this useful